


SYSTEM PAGE REF.


PAGE	Content
1	Block Diagram
2	System Setting
3	CPU_DMI,PEG,eDP,DDI
4	CPU_DDR
5	CPU_GND
6	CPU_CFG,RSVD
7	CPU_ESPI,SPI,SMB,CLINK
8	CPU_PCH_CSI2,EMMC,CNV
9	CPU_POWER
10	CPU_POWER_CAP
11	TBT_Titan Ridge SP
12	TBT_TPS65994AD&Type C
13	TBT
14	DIM_DDR4_ON-BOARD_A(1)
15	DIM
16	DIM_DDR4 SO-DIMM B(0) TOP
17	DIM
18	DIM_CA/DQ Voltage
19	DDR4_TERMINATION*
20	PCH_HDA,SMBUS,SYS_PWR
21	PCH-CPT(2)_PCIE,USB2,MISC
22	PCH-CPT(3)_CLK,LPC,USB3
23	PCH-CPT(4)_eDP,PCI,DP,MISC
24	PCH-CPT(5)_SPI
25	PCH-CPT(6)_GPIO
26	PCH-CPT(7)_POWER,GND
27	PCH-CPT(8)_POWER,GND
28	PCH-SPI_ROM,OTH
30	KBC_IT8995
31	EC_KB_TP
36	AUD-ALC3288
38	Audio_Jack
39	SMART AMP TAS5766M
40	Card Reader AU6465
44	BUG_Debug
45	CRT_LCD_Panel_CMOS_DMIC
48	HDMI
51	NGFF_SSD
52	USB Port
53	USB 3.0 MB Type-C
54	G-sensor
56	LED_Indicator
57	D&S_Discharge
58	PRO_PROTECT
60	DC_DC & BAT Conn.
62	ME_Conn & Skew Hole
63	EMI_RF Reserve
64	U3_B2B_CONN
66	WLAN&BT SIP
67	LID_Switch / FAN_connector
70	GPU_PCIE
71	GPU MEMORY Interface
72	Frame Buffer
74	GPU STRAP
75	GPU GPIO
76	GPU VDD/GND
77	GPU PWG Decoupling
78	GPU Power
79	VGA Sensor
80_PW_IMVP8 (1)	
81_PW_IMVP8 (2)	
83_PW_+1.0VSUS / +1.8VSUS	
86_PW_1.2V/+0.6VS	
87_PW_+3VADSW/+5VSUS	
88_PW_LOAD SWITCH	
89_PW_CHARGER(BQ24780)	
90_PW_PROTECTION	
91_PW_NVVDD	
94_PW_VRAM	

FX516PR SCHEMATIC


BLOCK DIAGRAM



Power




## Main Board











CFG	Description	Termination	Resistor
	Operation; No stall. - 0 = Stall		
CFG[0]	RSVD	None	
CFG[1]	RSVD	Pull-up to VCCIO	1K ohm
CFG[2]	RSVD	Pull-up to VCCIO	1K ohm
CFG[3]	RSVD	Pull-up to VCCIO	1K ohm
CFG[4]	eDP enable Strap: - 1 = Disabled, - 0 = Enabled.	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[6:5]	RSVD	None	
CFG[7]	PEG deferred link training	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[8]	RSVD	None	
CFG[11:9]	RSVD	Pull-up to VCCIO	1K ohm
CFG[13:12]	RSVD	None	
CFG[14]	PEG60 Lane Reversal: - 1 - (Default) Normal - 0 - Reversed	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[17:15]	RSVD	None	











CPU - VCCIN DECAPS- Underneath the package




@20200616\_add C1031~36: 15PF for EMI/RF




Project Name		Rev
UX482		R0.1
Title : CPU_POWER_CAP		
Size	Dept.: NB1-RD3EE2	Engineer: EE
C	Date: Friday, October 18, 2020	Sheet 10 of 102

# 20GBPS TBT LINK PORT 0




# Retimer Power



Main Board


# MISC




# Decoupling





# PU/PD




# Flash ROM




@20200611\_C1110 & C1111 將18PF改22PCF



@20200702 follow Gu503 預留





@20200702 follow Gu503 預留



Project Name		Rev
UX482		REL1
Title : Intel Titan Ridge		
SGN	Dept: H&I/ROB&C	Engineer: EE
Date: Friday, October 16, 2020		Sheet 11 of 102



16x8(C)  
Total: 16x8a + 8C



Add C1401 C3402 C1458  
請教置本編  
@20190712A

Delete C1402 C1458  
C1401 0805 → 0603  
請教置本編  
@20190715C

D084 Military Base Power Plan Decoupling				
Memory Configuration	Power Scenario	Decoupling Location	Qty x p# (min)	Note
D084 Military Base v8 - 8 Devices per Channel	WGTED	4 x 160 watt v8 (D084 device as available)	40x v#P (2002)	
		Distributed around the (D084 device)	20x v#P (2002)	(10 of 12 v#P)
	yes	2 x 160 watt v8 (D084 device as available)	20x v#P (2002)	
		Distributed around the (D084 device)	10x v#P (2002)	
	VTT	Established along temperature-relevant	20x v#P (2002)	
		Controlled evenly across channel	8x v#P (2002)	

## SODIMM CHB-DIMM0 TOP H4.0mm STD (J1601)





Table 4-24. DDR4 SODIMM Power Plane Decoupling


Memory Configuration	Power Domain	Decoupling Location	Qty x µF (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10µF (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1µF (0402)	
		1 placeholder	1x 330µF (7343)	
	VTT	Placed on VTT plane close to DIMM, 1 cap stuffed, 1 placeholder	2x 10µF (0603)	
		Placed on VTT plane close to DIMM	4x 1µF (0402)	
	VPP	DIMM Pin side, 1 per DIMM	2x 10µF (0603)	
		DIMM Pin side, 1 per DIMM	2x 1µF (0402)	
	VDDSPD	Place close to DIMM	2x 0.1µF (0402)	
		Place close to DIMM	2x 2.2µF (0402)	

## Main Board


Change C1601 to monut & same with C4016  
@20190219A



@20200619 依照公版修改SA2=0/ SA1=1/ SA0=0



SPD ADDRESS FOR CHANNEL-B  
WRITE ADDRESS: 00A4  
READ ADDRESS: 00A5  
SA0 = 0; SA1 = 1; SA2 = 0



Follow FP6 CRB CAP number  
@20190701A

Figure 4-24. CFL-H DDR4 x8 Memory Down V<sub>REF-CA</sub> Overview






Figure 4-22. CFL-H DDR4 SO-DIMM V<sub>REF-CA</sub> Overview




Memory Down Vref

Main Board





SO-DIMM1 Vref



ASUS		Project Name	Rev
Title : DIM_CA/DQ Voltage			R1.2
Size	Dept.: ASUS&K COMPUTER	Engineer: EE	
Date: Friday, October 16, 2020	Sheet	18	of 102



## HD Audio




@20200817\_Follow Gaming畫法


```
ACZ_SDOUT:
(1) PCH: Internal PD 20k
ohm, VIL=0.35V,
VIH=0.65~3.3V
(2) ALC295: VIL<0.4*3.3V,
VIH>0.6*3.3V
```

VCCHDA=+1.8VSUS


+VCCHDA








@20200612\_add C2001 for CRB  
close to the PCH ball












USB 2.0		USB 3.0		TCSS (CPU)	
1	IO Type A	1	USB 3.1 Port (D0)	1	MB TypeC port0
2		2	USB_2	2	MB TypeC port1
3	TypeC port0	3	USB_3	3	
4	TypeC port1	4	USB_4	4	MB TypeC port1
5	Common	5		5	
6	Card Reader	6		6	
7		7		7	
8		8		8	
9		9		9	
10		10		10	



Main Board







<Variant Name>		Project Name	Rev
ASUS		UX482	R0.1
Title :		CPU_MISC,JTAG,CLK	
Size	Dept.:	Engineer:	
C	NB1-RD3EE2	EE	
Date: Friday, October 16, 2020	Sheet	23	of 102



MEMORY DOWN Table			D130H_SEL4			Key Part List		
			GPP_C14	GPP_C13	GPP_C12			
03012-00070200	SKU1 目前线路	Samsung 16Gb	0	0	0	上件: R2508 / R2510 / R2513 不上件: R2509 / R2512 / R2515		
			0	0	1			
03012-00040600	SKU4	MICRO 8Gb	0	1	0	上件: R2508 / R2512 / R2513 不上件: R2509 / R2510 / R2515		
03012-00040700	SKU2	Samsung 8Gb	0	1	1	上件: R2509 / R2512 / R2513 不上件: R2508 / R2510 / R2515		
			1	0	0			
03012-00070300	SKU1	Hynix 16Gb	1	0	1	上件: R2509 / R2510 / R2515 不上件: R2508 / R2512 / R2513		
			1	1	1			






Power failure solution (S0→G3,S5→G3):  
Justin : take DSW\_PWROK low on emergency power loss, it must also take RSMRST# low at the same time

ASUS		Project Name	Rev
UX482			Rev.1
Title : CPU_PCH_SYS_POWER			
Size	Dept. : H&I-PCB&E	Engineer: EE	
Date: Friday, 10/20/2017 10:28:00	Print	27	of 100

## SPI PCH Power

## System Management Interface


Justin : for PD platform using +3VA\_EC to avoid dead battery issue.



SPI0 2-Load(1 Flash and 1TPM)  
EC G3 flash sharing with Wire-OR Topology  
Justin : Follow DG 6.12.3.2

Note: No TPM : R1 22 ohm  
R2 75 ohm  
R3 22 ohm  
R4 X

R1.3 PD project should use isolation avoid SPI leakage




@20200611\_新增R2810 Pull 5V5US  
並將R2815改不上件,解漏電

+3VA\_EC

EC (SMB1)

CPU POWER IC  
ADDR 0x7E


CPU Thermal sensor  
ADDR 0x90  
VRAM Thermal sensor  
ADDR 0x91  
GPU Thermal sensor  
ADDR 0x92



@20200707\_改不上件


PCH,TPM Side

EC,SPI ROM Side




@20200602 Remove SMB\_CLK to AMP & NVVDD CLK Switck

## SMBus Interface










@20200709\_modify 05006-00096300 16MB PRMC SPI ROM

Justin : check rom size with BIOS  
Intel suggest 32MB  
4/6 R2834,R2832 empty for leakage issue




05006-00096300 16MB PRMC SPI ROM  
S: 05006-00096500






@20200707\_ME change 12018-00620100




KB connector change to P.31  
@20190731C

Keyboard Backlight CON.




@20200619\_KB 耗電量320mA 換一顆MOS 400mA


Main Board






For EMI  
20170411 ashton modify




EMI Reserve  
如要上件請確認容值 (選擇Pico等級)



D3110 ESD Diode  
1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G  
2nd Source: P/N:07024-00710000 NXP/PUSB2X4D







PD project should use Silego solution for EC/RTC reset






@20200702\_NP要求修改连接顺序




D3481,D3482 ESD Diode  
1st Source: PIN:67024-60200200 AMAZING/AZC099-04SPR7G  
2nd Source: PIN:67024-60710000 NXP/PU5B2X4D

GRID\_LAN\_T 上禁止加任何零件





D3481,D3482 ESD Diode  
1st Source: PIN:67024-60200200 AMAZING/AZC099-04SPR7G  
2nd Source: PIN:67024-60710000 NXP/PU5B2X4D

Main Board



Project Name		Rev
Title : LAN_RJ45_CON		01.0
Dept.:	ASUSTAK COMPUTER	Engineer: EE
Date: 2020/07/02 10:00:00		Sheet 04 of 102

## For ESD





KSO7	KSO7_EC	30.31
KSO0	KSO0_EC	30.31
KSI1	KSI1_EC	30.31
KSI7	KSI7_EC	30.31
KSO9	KSO9_EC	30.31
KSI6	KSI6_EC	30.31
KSI5	KSI5_EC	30.31
KSO3	KSO3_EC	30.31
KSI4	KSI4_EC	30.31
KSI2	KSI2_EC	30.31
KSI0	KSI0_EC	30.31
KSI3	KSI3_EC	30.31
KSO13	KSO13_EC	30.31
KSO6	KSO6_EC	30.31
KSO2	KSO2_EC	30.31
KSO4	KSO4_EC	30.31
KSO8	KSO8_EC	30.31
KSO6	KSO6_EC	30.31
KSO11	KSO11_EC	30.31
KSO10	KSO10_EC	30.31
KSO12	KSO12_EC	30.31
KSO14	KSO14_EC	30.31
KSO15	KSO15_EC	30.31




# Headphone&MIC


A\_AUDIO / GND



## HP & MIC Connector




## MUTE CONTROL



# Main Board

## EMI





ASUS		12
Model: AUDIO AL3238-CDV80 J415		
Date: 2018-01-15		
Page: 1 of 1		

The diagram shows a 2:1 MUX implementation. It consists of two 1:2 decoders and two 2:1 multiplexers. The 1:2 decoders are labeled '1:2 decoder' and '2:1 decoder'. The 2:1 multiplexers are labeled '2:1 MUX' and '2:1 MUX'. The output of the 2:1 MUX is labeled 'MUX output'.

[illegible]



- 
- ESD PROTECTION**
- 1st Source: PIN17024-01388085 ESD PROTECTION ADI805-41B




1st Source: Pin:07024-02160000 ESD PROTECTION ESD5485S-6TR










2 nd NGFF PCIE x4 (PCIE only)



1nd NGFF PCIE x4 (PCIE & SATA)




Option	NGFF1_CONFIG	SSD_DET1
PCIe SSD	1	0
SATA SSD	0	1




Close to Device connector




UART Debug card





## Control Signal (LCD/BL)




## LCD VDDEN / +3VS\_LCD





## Panel BL Power




## eDP\_HP (CPU)





## For ESD










# HDMI LDO 1.1V5




# HDMI Active-Level Shift



# Main Board




# HDMI EMI



# Add Co-Lay device




# HDMI Switch



# HDMI HPD




# HDMI PWR\_+5V5\_HDMI




# HDMI Conn.




# Add Co-Lay device



# HDMI Switch




# HDMI HPD




Thermal Sensor : SN170027


ALERT/SDA/SCL: Open-drain output; pullup resistor 8Kohm  
Pin function Supply voltage : 1.62 V to 3.6 V



Near CPU  
SMBUS addr=10010000 (90)




Near VRAM  
SMBUS addr=10010001 (91)



Near GPU  
SMBUS addr=10010010 (92)


CPU&GPU FAN

Note : connector and power are by project design



ADD0: Address select. Connect to GND, SDA, SCL, or V+


DEVICE TWO-WIRE ADDRESS	ADD0 PIN CONNECTION	Output
1001000	90	CPU
1001001	91	VRAM
1001010	92	GPU
1001011	93	







Delete TP5001 @20190619A

# USB2.0 EMI-Protection With ECOMP(PCB 1.05mm\_10Layer)

@20200612\_for layout change 10L



- Note:
1. This part & symbol only apply for standard PCB stack-up listed in datasheet appendix 1
  2. Please check your project must matching the thickness, LF and DR value of PCB every layer
  3. C0604C0603 (0603) capacitors must replace with 10kV ESD capacitors and the tolerance of capacitance value is 5%
  4. Port1 & Port2 & Port3 & Port4 must be connected to system ground
  5. Port1 to Port4 are fixed to regular scheme




ASUS			
Model: 10000000000000000000			
Part Number: 10000000000000000000			
Revision: 1.0			
Date: 20200612			
Author: 10000000000000000000			
Check: 10000000000000000000			
Status: 10000000000000000000			
Version: 1.0			
Page: 10			




RT1402


## NGFF M.2 TYPE\_E-KEY WIFI




## Main Board



## @20200611\_del WLAN\_Wake# Control for RF






## Screw Hole



## WLAN NGFF\_WLAN bypass capacitor






ASUS		Title : WPIWIMax	
Engineer: EE		Date: 2020/06/11	
Project Name: GX5026X		Page: 1/1	
Rev: 1.0		Date: 2020/06/11	



@20181013C

PWR LED    PCIE SSD LED    Charger LED



KB connector change to P.31  
@20190731C



Change to mount @ 20181228A

FP No	GA502 FP Pwrbtn	GA502 小板	GA502 小板 pin No
10	LED+	LED+	4
9	LED-	LED-	3
8	PWRBTN	PWRBTN	2
7	GND	GND	1
6	USB D-	-	-
5	USB D+	-	-
4	GND	-	-
3	SSO	-	-
2	ATC	-	-
1	RESETn	-	-



Justin : Removed no used Discharge circuit  
1.8V ,VCCIO,+5VS load switch already build in 180~260 ohm discharge function

### +1.1V DISCHARGE

@20200611\_R5722 改不上件for UX482




@20200611\_R5702 改不上件for UX482




### +12VS\_GATE DISCHARGE

R1.1B Justin: for VCCSTG and VCCPLL\_OC cannot be cut off in S0 C10 with USB attached condition







# SMT EMI GASKET 2\*2\*2 13NR01NOT13011




# SMT EMI GASKET 2\*1.5\*2 13040-00850100



# @20200708\_Si CPU PI DC&AC sol: add 6PCS 0.1uF




# EMI request @20181026A




將U6904, U6908(改裸銅), U6905(改裸銅) 移除 @20181122C


# 2017/04/05 EMI




# 4/2 for EMI



# 2016/07/27 EMI



# 2016/11/09 EMI




<Core Design> 2017.05.02 EMI Reserve

ASUS		Title : OTH_EMI	
ASUSTek COMPUTER		Engineer: EE	
Size	Project Name		Rev
B	GX502GX		1.0
Date: Friday, October 16, 2020		Sheet	59 of 102

## DC-IN Connector

### DC Jack使用請詢用River\_Hsu

New 6 Phi 4 Pin DC\_Jack



## Battery Connector




12017-00080400

Note: Battery Connector 正確性與BAT1\_IN\_OC#是否預留!



ASUS		Project Name	Rev
GA502IV			R1.0
Title : DC & BAT IN			
Size	Dept.: H&P Power Team	Engineer: CS Lin	
Date: Friday, October 16, 2020	Sheet: 60	of: 102	

Connected to MB Page56



CON5501 change to J5501  
@20190712B




### POWER button










Change @20181026B







<b>ASUS</b>		Title : <b>IO Con. to MB</b>	
ASUSTek COMPUTER		Engineer: <b>EE</b>	
Size A	Project Name <b>GX502GX</b>		Rev 1.0
Date: Friday, October 16, 2020		Sheet 66 of 102	







# GPU POWER SEQUENCE CONTROL










Discharge









@20200705 Memory P/N  
Samsung\_256\*32\_K4Z80325BC : 03014-00010600 (目前  
Micron\_256M\*32\_MT61K256M32JE: 03014-00010500





@20200705 Memory P/N  
Samsung\_256\*32\_K4Z80325BC : 03014-00010600(目前  
Micron\_256M\*32\_MT61K256M32JE: 03014-00010500



@20200705\_Memory P/N  
Samsung\_256\*32\_K4Z80325BC : 03014-00010600(目前  
Micron\_256M\*32\_MT61K256M32JE: 03014-00010500



Samsung 256\*32 K4Z80325BC : 03014-00010600 (目前)  
Micron 256M\*32 MT61K256M32JE: 03014-00010500



```
FBVDDQ
CPU side
```





[illegible]

Global V2V power +1.00

1708-0000 8000-0000

V2V 1708-0000

<b>ASUS</b> ExpressPC	
Model:	VRAM
Part:	
Input:	2x DVI-D, 2x DVI-I, 2x VGA, 2x HDMI, 2x DisplayPort



Item	Value	Unit	Remark
1	20200611	Q	20200611 QM20E update 1Gb ROM
2	20200715	Q	20200715 NV FAE HLL
3	20200715	Q	20200715 NV FAE HLL
4	20200715	Q	20200715 NV FAE HLL
5	20200715	Q	20200715 NV FAE HLL
6	20200715	Q	20200715 NV FAE HLL
7	20200715	Q	20200715 NV FAE HLL
8	20200715	Q	20200715 NV FAE HLL
9	20200715	Q	20200715 NV FAE HLL
10	20200715	Q	20200715 NV FAE HLL
11	20200715	Q	20200715 NV FAE HLL
12	20200715	Q	20200715 NV FAE HLL
13	20200715	Q	20200715 NV FAE HLL
14	20200715	Q	20200715 NV FAE HLL
15	20200715	Q	20200715 NV FAE HLL
16	20200715	Q	20200715 NV FAE HLL
17	20200715	Q	20200715 NV FAE HLL
18	20200715	Q	20200715 NV FAE HLL
19	20200715	Q	20200715 NV FAE HLL
20	20200715	Q	20200715 NV FAE HLL

Step	Step No.	Step Name	Step Description	Step Status	Step Result	Step Error	Step Warning	Step Message	Step Action	Step Comment
1	1	1	1	1	1	1	1	1	1	1
2	2	2	2	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	4	4	4	4
5	5	5	5	5	5	5	5	5	5	5
6	6	6	6	6	6	6	6	6	6	6
7	7	7	7	7	7	7	7	7	7	7
8	8	8	8	8	8	8	8	8	8	8
9	9	9	9	9	9	9	9	9	9	9
10	10	10	10	10	10	10	10	10	10	10
11	11	11	11	11	11	11	11	11	11	11
12	12	12	12	12	12	12	12	12	12	12
13	13	13	13	13	13	13	13	13	13	13

Board Configuration Status

1. 20200611 QM20E update 1Gb ROM

2. 20200715 NV FAE HLL

3. 20200715 NV FAE HLL

4. 20200715 NV FAE HLL

5. 20200715 NV FAE HLL

6. 20200715 NV FAE HLL

7. 20200715 NV FAE HLL

8. 20200715 NV FAE HLL

9. 20200715 NV FAE HLL

10. 20200715 NV FAE HLL

11. 20200715 NV FAE HLL

12. 20200715 NV FAE HLL

13. 20200715 NV FAE HLL

14. 20200715 NV FAE HLL

15. 20200715 NV FAE HLL


16. 20200715 NV FAE HLL

17. 20200715 NV FAE HLL

18. 20200715 NV FAE HLL

19. 20200715 NV FAE HLL

20. 20200715 NV FAE HLL



GPU GPIO INPUT

GPU GPIO INPUT

GPU GPIO INPUT

GPU GPIO INPUT

GPU GPIO INPUT

GPU GPIO INPUT

GPU GPIO INPUT

GPU GPIO INPUT


GPU GPIO INPUT

GPU GPIO INPUT


GPU GPIO INPUT

GPU GPIO INPUT












### TGL IMVP9 (1) Power [For CPU]




## TGL IMVP9 (2) Power [For CPU]




For VRTT Dummy Load





# TGL IMVP9 (3) Power [For CPU]




**+1.8VSUS [For PCH]**



**+1.2V / +VTT / +2.5V[For Memory]**



# +3VA\_DSW / +5VSUS [System Power]



請 check 雙份線路 +12VSUS total 並聯對地電阻不得小於10kOhm

## Adaptor Mode (MVP6)

	S6	C6	S3	D61	S4	S6	S6 with USB Charger+
PS_ON	1	-	1	-	1	-	1
3VADSW_ON	1	-	1	-	1	-	1
5VSUS_ON	1	-	1	-	1	-	1
5VSUS_ON	1	-	1	-	1	-	1
1.8V_ECF	1	-	1	-	1	-	1
BURR_ECF	1	-	1	-	1	-	1
BURR_ECF	1	-	1	-	1	-	1

## Battery Mode (MVP6)



	S6	C6	S3	D61	S4	S6	S6 with USB Charger+
PS_ON	1	-	1	0	0	-	1
3VADSW_ON	1	-	1	0	0	-	1
5VSUS_ON	1	-	1	0	0	-	1
5VSUS_ON	1	-	1	0	0	-	1
1.8V_ECF	1	-	1	0	0	-	1
BURR_ECF	1	-	1	0	0	-	1
BURR_ECF	1	-	1	0	0	-	1

PT670\* 請放置 PUS700座,並請設置Trace 上!








ASUS		Product Name	Rev
Title : PW_+3VA_DSW/+5VSUS		FXS16	B1.0
Site	Dept.:	Rev.:	Engineer:
101	101	101	101
101	101	101	101

Load Switch




uP9030 ILIM/LPM Setting 對應表		
ILIM PIN	LPM (ESD)	LIMIT Current
GND	OFF	SA
1M10 GND	OFF	SA
Fixed/VDD	On	SA













Adaptor select  
total power = 90% ADP

[illegible]


## P90\_PROTECTION

ADDRESS	DAT0	DAT1	DAT2	DAT3	DAT4	DAT5	DAT6	DAT7
ADDRESS	CLOCK	S-SEL	R/W	A[9:8]	A[7:6]	A[5:4]	A[3:2]	A[1:0]
ADDRESS	DATA	S-SEL	R/W	A[9:8]	A[7:6]	A[5:4]	A[3:2]	A[1:0]


Register Address							
address	data	data	data	data	data	data	data
078	a	a	a	b	b	b	b
description	tag: word threshold setting			second tag: data			bit 8 : 0 bit 5 : 0 bit 0 : 0 Max queue count




# +NVVDD [For DGPU]





請放靠近PU9101




+NVVDD [For DGPU]




# Charger ISL9238 (NVDC)




Fixed Volt		
#	PC9403/PR9423/PQ9401 PR9402/PR9414	
Voltage	1.25V	1.2V
PR9404	10KOhm	
PR9409	14.9KOhm	15.4KOhm



## +12VS\_FAN [For FAN]




## PEX\_VDD [For GPU]




Project Name		Rev
Project Name		R1.0
Title : *****		
Size	Dept.: ASUSTek COMPUTER INC.	Engineer: Power RD
Date: Friday, October 16, 2020	Sheet	97 of 103






# OVR-M GEN2 ONSEMI




Channel-01  
 SS IN  
 \*Full range = 19V  
 Bus Gain = 6.4514m




Channel-02  
 SS IN  
 \*Full range = 19V  
 Bus Gain = 6.4514m



	PR9801	PR9805	PR9807	PC9803	PC9804	PC9805	PR9814	PR9855	PR9822
GN20	NC9454950MTWG 06129-00220000	0 Ohm 10G212000004030	0 Ohm 10G212000004030	0	0	0	0 Ohm 10G212000004030	0 Ohm 10G212000004030	0 Ohm 10G212000004030
N18P-G1	UP9026QKQI 06129-00110100	75KOhm 10G212750214010	75KOhm 10G212750214010	1000PF/50V 11G232110214321	1000PF/50V 11G232110214321	0.015UF/16V 11G232115311360	357Ohm 10G212357014010	0	49.9Ohm 10G212498914010
	PC9810	PR9860	PR9809	PR9810	PR9834	PR9863	PR9859	PC9809	PR9808
GN20	0	0	0	10KOhm 10G212100214010	01.6KOhm 10G212316214010	0 Ohm 10G212000004030	0 Ohm 10G212000004030	0	0
N18P-G1	1000PF/16V 11G232110211030	0 Ohm 10G212000004030	360KOhm 10G212364004010	680KOhm 10G212680314010	024KOhm 10G212324314010	0	0	0.015UF/16V 11G232115311360	487Ohm 10G212487014010
	PR9806	PR9861	PR9864	PR9857	PR9801	PR9853	PR9817	PR9844/PR9845	PR9846/PR9847
GN20	0	0 Ohm 10G212000004030	0	10KOhm 10G212100214010	0 Ohm 10G212000004030	0 Ohm 10G212000004030	0	0 Ohm 10G212000004030	0
N18P-G1	487Ohm 10G212487014010	0	0Ohm 10G212000004030	0	1000hm 10G212100014010	49.9Ohm 10G212498914010	357Ohm 10G212357014010	0	0 Ohm 10G212000004030



AC-IN Mode



Power-On Sequence  
Timing Diagram Rev.0.1

For Detail power sequence timing spec,  
please refer to #543016 chapter 43

ASUS		Project Name		Rev
UX482		Title		Rev
AC Power On Timing		Dept.		Rev
Date: 2010/05/10		Engineer: EE		Rev
Drawn: 100		Checked: 100		Rev

